N2 scaler



April 5, 1960 C. W. JOHNSTONE Nz SCALER 5 Sheets-Sheet 2 r llllllll Il kolzlmmwmmow. I l l I Il W/TNESSES:

R M m ms n WM M IM-.

M CW/ afan/w @fw April 5, 1960 c. w. JoHNs-roNE N7 SCALER Y z $22 l I l l I l l I l l l. x I l i l l ojma m21 zw,

. m.. .Fm mum 5 Sheets-Sheet 5 INVENTOR.

Char/e5 W Johnsone WMM m/ |I, I I l I l l I l I l l l l 292525 5.28 o... o. f3 m56 @2.55am m22 ummm Filed June 14, 1957 April l5, 1960 c. w. JoHNs'roNE NZ sCALER 5 Sheets-Sheet 4 Filed Juge 14,l 195? nvVENToR Char/es W Johnsone BY md @on-nf W/T/VESSES April 5, 1960 c. w. JoHNsroNE 2,931,570

N2 scALER Filed June 14, 1957 5 Sheets-Sheet 5 IN V EN TOR. Char/es i Johnstone WITNESSES:

N2 SCALER Charles Wilkin Johnstone, Houston, Tex., assignor to the United States of America as represented by the United States Atomic Energy Commission Applikation rune 14, 1951, serial No. 665,872

7 cnam. (ci. zas- 164) This invention relates tobinary countingdevices and more particularly to a binary counting system which gives the squared numerical value of occurring events as'well as the direct vnumerical count of such events.

A numerical squaring device is useful for solving any problem involving the square of a measurement or a number, but has particular value in connection with nuclear engineering.

In the operation of nuclear reactors, such as, for example, of the types described in the Review of Scientific Instruments, vol. 22, No. 7, pp. 489-499 for July 1951, and in Nucleonics, vol. 13, Nomll, pp. ,72-75, November 1955, it is important to know the state of criticality as the power output of the reactor is being adjusted. A nuclear detector used in conjunction with such a reactor generates pulses or counts at a rat'e'which varies considerably over any given time interval. These fluctuations in the rate of pulse generation are attributed to the fact that the nuclear reactions are of statistical nature. This being so, it has been found that the expression is a convenient measure of the fluctuations where N is the number of counts recorded in each of a plurality of measuring intervals, and is the sum of the numberof counts recorded over a plurality of equalvmeasuring intervals divided by the number of measuring intervals.y In other words is the average number of counts in a measuring interval. g

The expression r is used in the randomness equation ""i' 2 i und-, Y

Y is zero for a purely Poisson distribution and has a value above zero in the case of a nuclear chain reaction. It follows that a counting system which can quickly give the numerical value of A Apparatus for convenient utilization of the randomf ness formula requires that it count the output` pulses of a nuclear detector for each of many discreteV and equal durations and that a tally be registered of both the total 2,931,570 Patented, Apr. 5, 1960 ICC number of counting durations or cycles and the total ynumber of pulses for all the durations. In addition the apparatus must square the number of pulses per counting duration and accumulate asummation of the squared numerical values over the' total number of counting durations.

It is accordingly the prime objective of the present invention to provide the apparatus for` accomplishing these `counting and registering operations.

Further objectives and advantages of this invention will become clear from the following description of a preferred embodiment explained with reference to the appended drawings made a part of the specification and in which: Y

Figure 1 is a block diagram of a preferred embodiment;

Figure 2 is a chart showing the sequence of timing pulses; v

Figure 3 is'a schematic diagram of the input storage scaler, input gate and comparison circuit;

Figure 4 is a schematic diagram of the follow-up sealer;

Figure 5 is a schematic diagram of transfer gates and part of the squaring sealer;

Figure 6 is the remainder of the squaring sealer; and

Figure 7 is a schematic diagram of the local oscillator Vhereinafter termed the blocking oscillator, and a triple gate pulse generator or timer.

Figures 3, 4 and 5 are arranged to provide a continuous diagram when Fig. 5 is aligned with the top of Figure 3, and Figure 4 is aligned with the bottom of Figure 3. In addition several connections, viz., U and V l of Figure 5 connect with corresponding conductors in Figure 6, connections J, L, M, and K of Figure 4 connect .with conductors J, L,.M, andK of Figure 7, and conductor 50 of Fig-ure 3 connects with conductorA 50 of Figure 7.

The preferred embodiment illustrated in the drawing has an input storagebinary Scaler with a capacity of 64 and a squaring binary scaler with a capacity of 4096. The remainder of the system is tailored to the input capacity of 64, but it is understood that the system can be modified to accept and process an input count of any selected magnitude.

The system A preferred embodiment of the apparatus of this invention and the sequence of operations is explained with reference Vto Figures 1 and 2. .'An input gate 13 is connected between an input storageV sealer 11 consisting of six binary stages it- 40, Yand input terminals 15. Terminals 1S are adapted to be connected to a source of input pulses (such as from a nuclear detector).

The input gate is rendered conductive by the leading edge` of an input gate pulse b (see Figure 2) for fthe selected duration and closes at the end ofthe input gate pulse. During the input gate pulse the input storage Scaler accumulates a count corresponding to the number ofinput pulses received during the input gate pulse.

After the count duration a squaring gate pulse c opens squaring gate 19. Pulses a from blocking oscillator and timer 17 are conducted through delay line 18, squaring gate 19 and line T. to the transfer gates `2 3 and through line I to the follow-up Scaler 25 consisting of six stages 61,'-66 and lthrough line I to the comparisonrcircuit 26. Each pulse from the blocking oscillator passes The repeated insertion into the followup sealer 25 o a pulse for each injection into the squaring scaler of a number corresponding to the total content in the input storage sealer eventually results in the follow-up sealer 25 having exaetly'the same condition as the input storage sealer 11. Y When this happens the comparison circuit 26 produces a stop pulse which is conveyed. to the squaring gate through conductor 50.I The stop pulse ends the square gate pulse thereby open-circuiting squaring gate 19. The squaring process is thus terminated as soon as .the number N has been inserted into the squaring sealer N times. Soon after the squaring gate pulse terminates, the timer in response to the stop-pulse generates a reset pulse d (Figure 2), ywhich resets, in a manner later to become apparent, all the stages containing a "1 in the input storage sealer andthe. follow-up sealer to zero. The apparatus is now ready to repeat the cycle. It is to be noted that a delay means shown diagrammatically by-delayV line 29 is provided between each of the first six adjacent squaring sealer stages. The purpose is to enable each succeeding count to progress binary `fashion from one'scaler stage to the next without interfering with the just previous injection of the blocking oscillator pulses into the appropriate stages as determined `by the condition of the input storage sealer and transfer gates.

n For example, assume that the binary count of 1010, i.e., -l-22=5, is in the input storage sealer. The control aannam potentials through conductors N and P render'transfer gates 101 and 103 conducting, and the remaining transfer gates remain non-conducting.V n Y Y The rst blocking oscillator pulse after the beginning of the squaring gate pulse triggers squaring sealer stages 30 and 32 thereby inserting 20 and 22.

The coupling between v sealer stages is such that a change from zero to one in any stage does not aiect the next stage, but a change from 1 to 0 does trigger the succeeding stage. I Y

The second blocking oscillator pulse causes squaring stages 30 and 32 to change to zero, but now, the output Vpulse from stage 30 after a slight delay changes stage 31 to a l condition and stage 32 in going to zerochanges stage 33 to l condition. In other words, the state of the squaring scaler becomes 01010, i.e., the count The next blocking oscillator pulse results in the insertion of ls in stages 30 and 32 and no change in stages 31 and 30 so'lthat the count is now 11110, i.e. 20+21+22+23=3 5- Y The third blocking oscillator pulse switches stages 30 and 32 to zero and transfer again occurs with respect to stages 31 and 33 so that these stages, after a slight delay, Y `go from l to 0 condition and again there is coupling to the corresponding succeeding stages 32 and 34 respecy tively so that stage 32 becomes a 1 and stage 34'becomes a 1. The count is now 00101, i.e., 224-24=`4 5. It Willrbe noted that in this last sequence stage 32 was actuated rst'by the fourth pulse from the blocking oscillator and again bylthe delayed pulse from stage 31.

For the fifth pulse from the blocking oscillator the initial condition of the squaring sealer is 00101, i.e.,

224-24. Stages 30, 31 and 33 have a 0'and stages 32.

and 34 have a l condition respectively. The fifth pulse from the blocking oscillator switches stage 30 to a 1- and stage 32 to zero. The switching of stage 32 to zero i t causes stage 33 to change from 0 to 1 and stage 34 is unaffected. The final condition inbinary fashion is blocking oscillator pulse arrives at the squaring gate through delay line 18.

The input storage sealer and comparison circuit Figure 3 shows the details of the input storage sealer and comparison circuit. In the particular embodiment shown, provision is made for signal pulses having a high rate of input by the utilization of two high speed sealer stages 3S and 36. The remaining cascaded sealer stages are of the simpler type well-known in the art.

The input storage capacity being selected to have a maximum of 64 counts, six eascaded binary scalers 35, 3.6, 37, 38, 39 and 40 are provided. Sealers 38, 39 and 40V are like sealer 37 and are, for purposes of simplicity, shown in block form.

`Input terminals 15 are coupled to input amplifier and inverter gate tube 41. Tube 42 is the input gate control tube. Input gate tube 41 being cathode coupled to stage 42, if the grid of stage 42 is normally held suiiiciently positive, gate tube 41 will not respond to positive input pulses because the cathode potential is above cut-off. A negativeinput gate pulse impressed upon the grid of stage 42 lowers the common cathode potential to a level at which gate tube 41 is just barely cut-off and it will respond to positive input gate pulses. Input tube 41 is coupled to high speed sealer stage 35 which in turn is coupled to the next succeeding sealer stage 3o.

The input storage sealer has several functions in addition to accumulating a count during the active interval. lt operates to control thetransfer gates 23 shown in block form in Figure l and in detail in Figure 5. In addition it cooperates with the follow-up sealer 25 shown in detail in Figure 4 to condition the comparison circuit.

The comparison circuit 26 of Figure 1 comprises diodes 43-48 shown in Figure 3. This circuit, in effect is a number of diodes connected in series with respect to the blocking oscillator conductor marked I and to the conductor 50 marked stop pulse. The diodes can be controlled to become a series open, or a continuous circuit depending respectively upon whether any diode is biased to a non-conducting state with respect to pulses, or every dviode'isv biased to a conducting state with respect to impressed pulses from the blocking oscillator through conductor I. The cathode of each one of the six diodes is direct current coupled through a pulse isolating re- Ysistor to a point in the circuitry of a corresponding input storage scaler'stage. The anodes of the diodes are connected through conductors C, D, E, F, G and H respec ktively in like fashion to corresponding points in the follow-up scalers. It follows that, if input storage sealer stage 35 has been triggered so that right hand tube 55 is cut-off, the potential of the cathode of diode 43 is clevated and unless the potentialon the anode ofV diode 43 is also elevated by a similar state in stage 61 in the follow-up sealer, the diode 43 is open circuited and will not permit pulses impressed on conductor 49 to become stop pulses ongconductor 50. Conversely, if there is no 1 in an input storage sealer stage and a similar condition pertains to the corresponding stage of the follow-up sealer, the diode is conductive. It follows that as soon as the follow-up sealer, as a result of the squaring operation, assumes a count condition exactly similar to the input storage sealer, all the comparison diodes will be conducting and the next pulse on conductor J will become a stop pulse on conductor 50.

The follow-up sealer Conductors N, O, P, Q, R and S leading from potential points in each of the respective input storage sealer stages lead to respective transfer gates in the squaring sealer as shown in Figures l, 3 and 5.

Any number N represented by the contents of the input storage sealer is added N times in the squaring sealer and at each such entry the binary count in the follow-up sealer increases by one. Since the follow-up sealer has the same number of vcascaded binary stages as the input storage sealer, the condition of one will be the same as the other when the number N has been entered in the follow-up sealer.

The follow-up sealer 25 comprises cascaded sealer stages 61-66 shown in detail in Figure 4. In addition this figure contains the squaring pulse gate 19 of Figure 1, and reset pulse generator circuitry for resetting the input storage sealer and the follow-up sealer after the squaring operation.

Conductor .l is coupled to a continuous train of blocking oscillator pulses. These pulses are coupled to the tirst follow-upscaler stage 61 through delay line 18 and normally cut-ofi squaring gate 19. The blocking oscillator pulses are also coupledfrom the screen of squaring vgate tube 19 to cathode follower 71 and conductor 73V to conductorT and to the squaring sealer gates 101-106 in a manner presently to becomeA apparent.

The delayed blocking oscillator pulses are passed to the follow-up sealer when `a squaring gate pulse raises the potential level of the suppressor grid of tube'19 to above the cut-oi value. Each blocking oscillator pulse advances the count in -the follow-up sealer by one until this sealer reaches the same condition as the input storage sealer. Conductors C, D, E, F, G and H connect respectively comparison diode anodes through pulse having a 1. Consequently after one delayed blocking oscillator pulse has passed through the squaring gate (Figure 4) and acted upon the transfer gates, the condition of the first six stages of the squaring sealer will be exactly the same as the condition of the input storage sealer.

Delayed cascade coupling between each adjacent pair of the first six squaring sealer stages is accomplished by using the flop or return pulse of the univibrators 117-121. vThis type of univibrator is sometimes known as a cathode-coupled gate and is described in the book, Electron Tube Circuits, pages 416-418 by Terman and published by McGraw-Hill ,Book Co. Delay coupling is provided betweenl the squaring sealer stages so that cascade coupling between successive sealer stages does not interfere with the parallel injection of the blocking oscillator pulse into the appropriate squaring sealer stages.

isolating resistors to points of potential of a higher or lower state of value :depending upon the existenceof'l a 0 or l respectively in respective follow-up sealer stages. As soon as the follow-up sealer has the same condition as the input storagescaler, all the diodes in the comparison circuit are series conducting to the next undelayed `blocking oscillator pulse. The undelayed blockingoscillator pulse is coupled to the right hand diode 48 in the strngoffdiodes by conductor I, as men- The assumption of a condition in the follow-up sealer vwhich is identical with the condition of the input storage A Figure 7 in a manner laterto become apparent, generate the necessary output reset pulses for the input storage sealer andthe follow-up sealer. The `reset trigger pulse is applied in parallel to tubes 81 and 83. Reset pulse tube 83 is coupled through-manual reset switch 86 to allv It was pointed out supra, how this process operates with for example an input storage count of 5. I

The operation of the detailed' squaring sealer is described With reference to Figures 4 and 5.

A count of tive, N in the binary system is 1010 reading from left to right and is assumed to be stored in the input storage sealer. Consequently transfer gates 101 and 103 are receptive to input pulses and the re maining transfer gates remain biased-oit. The first blocking oscillator pulse therefore triggers squaring sealer stages 30 and 32, thereby inserting 1010 (N). The insertion of a l in stage 30 for exampleresults in conduction being switched from the right hand to the left hand tube of the sealer stage and so results in issuing a negative pulse. The univibrator 117 is stable with the right hand tube 115 conducting so that a negative pulse on the grid of the left hand tube 114 has no effect on squaring sealer stage 31. Therefore, although stage 30 is triggered by the rst pulse, the polarity of the output pulse is such that there is no carry-over intoI thenext squaring sealer stage. Y

4ofthe stages in'r the followup sealer, and to the slower stages of the input storage'scaler. Reset pulsetube 81 is coupled through reset switch S7 to the high speed scalers of the input storage sealer. Conductor A leading from reset pulse t-ube 81 is connected to the high speed sealer stages inthe input storage sealer shown in Figure 3, conductor B leads to the remainder of the sealer stages in the input storage Vsealer of Figure 3 as well as to all the stages of the follow-up sealer. Both reset switches 86 and 87 are normally left closed during any single series of runs so that resetting is an automatic operation in response to each reset pulse.

The squaring sealer The transfer gates collectively referred to by numeral 23 of Figure 1 comprise transfer gate tubes 101-106 (shown in detail in Figure 5) respectively connected in theinput circuitsofsquaring sealer stages 30-34 and 114. Each of the gate tubes has a control grid which nection is connected with an inputstorage sealer stage The fourth blocking oscillator pulse since the beginning of the squaring gate finds the squaring sealer with stages 30, 31, 32 and 33 in 1 condition. The blocking oscillator pulse directly triggers stages 30 and 32 back to 0. Stage 30 in going to zero converts stage 31 to zero -by delayed coupling. Stage 32 is reconverted to 1 by delayed coupling from stage 31.

Stage 32 in going back to 0 in direct response to the blocking oscillator pulse had triggered stage 33 to zero and by delayed cascade coupling stage 34` had gone to 1. Therefore the final state is 00l01=22+24=4 5.

The fifth blocking oscillator pulse converts stage 30 to a l and stage 32 to 0 which by delay coupling changes stage 33 to l so that the final state is 10011=20| 23-|24=5 5.

The number of transfer gates'and number of sealer stages in thesquaring sealer which can be impressed in parallel with the blocking oscillator pulses are the same as the number of sealer stages in the input storage sealer, Although the present embodiment concerns itself with six such stages (64) any number can be chosen to't a particular need. The squaring sealer contains, inad'di` tion to the gated stages, a like number of cascaded ungated and undelayed stages as shown in Figure 6 in order to provide the capacity selected for this preferred embodiment. In other words, the squaring sealer always has twice the number of stages that the input storage sealer has and the iirst half (the lower order) of the,

number' of squaring sealer stages are connected through gates to the local source of pulses and these gates are operativelyV connected to respective ones of all the inpu storage scaler stages. f

, Y The remaining sealer stages in the squaring scaler are cascaded in the usual manner and the last Scaler stage is coupled to aregister. Each trip of the register inldicates the number of times 4096 has accumulated.

The blocking oscillator and timer The delails of the blocking oscillator and timer are explained with referenceto Figure 7.

The blocking oscillator 140 is the primary source of pulses for entering a count into the squaring Scaler, and to provide the timing sequences for other functions. In order to provide for an adequate input countfrom nuclear sources which have different rates of activity, the

This is acinput gate pulsefduration is made adjustable. complished by providing the input-gate generator flip-dop ,144, and coupling the same to the .blocking oscillator through one, two, or three frequency dividing scalers selectively connected in cascade by switch 169. These frequency divider stages run continuously and independently of the rest of the timer functions. Y The reset trigger pulse is generated by reset ip-op 145 and its input gate tube 156.

The squaring gate pulse is generated by flip-dop 146, Yits' input gate tube 153, and cathode follower 147.

p A counting run is terminated by moving switch 164 from run to hold position. The hold position impresses the suppressor grid of gate tube `156 to a below cut-oilE negative potential so that the end of thesquaring gate pulse is not able to trigger flip-flop 145 to generate a new reset pulse'.` The last number counted is left showing von the input scaler and the follow-up scaler.

The reset ilip-op145`is in a condition of right hand conduction, and the right tube of input gate pulse genervator 144 is also conducting.

Switch 162 is a two position switch to permit manual resetting ofthe reset pulse ip-ilop 145 to initiate a new counting cycle. In the reset condition which is the up position in the diagram, this switch impresses a negative potential on the grid'fof the right hand tube of flip-flop 145' thereby switching conduction to the Vleft hand tube. The immediate result is a positive reset pulse I on conductor L and reset pulse generator tubes 81 and 83 (Figure 4) which resets the input storage scaler and the followup scaler: Y

The negative pulse from reset flip-flop 145 coupled to the right hand side ofl input-gate pulse generator 144 by conductor 170 overrides the pulse conducted to the left side of input gate generator 144 by conductor 163 and sets the input gate generator with right hand'conduction p -pulses for all the cycles, and the surnmationveN2 over all .the cycles for the sum of the squares of the input' on the grid. of the right hand tube ofthe input gate generator, resetsr it to left hand conduction, and ends the negative input gate pulse on conductor K.

The negative pulse generated at the anode of the left tube of input gate pulse generator 145 triggers the squaring gate pulse generator 146 through conductor 150 thereby switching conduction to the left side and on the right side generating a positive pulse which is impressed through conductor 148 on the grid of cathode follower 147, thereby initiating the positive squaring gate pulse.

The completion of the squaring operation is marked by the generation of the stop pulse by the comparison circuit (Figure 3). This pulse is impressed through conductorV on gate tube 153 which in turn impresses a negative pulse on the grid of the left hand tube of the 'squaringgate generator. yThis switches conduction to the right hand tube, ending'the squaring gate pulse.

At the same time the diierentiated positive outputrpulse off the anode of the left hand tube of squaring gate Agenerator is impressed through conductor 155 on reset pulse generator vgate tube 156. The resulting negative pulse on the grid Vof the right hand tube of reset pulse generator Ishifts conduction to the left side ofthe reset pulse generator and the resulting positive. pulse on the anode of the right tube is the next reset pulse.

The operation continues to cycle until'switch 164 is -changed to the holdposition. The hold positionl of this switch prevents the input gate 156 from again triggering Vreset pulse generator 145 in response to the end of the squaring pulse and so the cycling stops after the last squaring operation is completed.

V.They registers It was explained in the early part of this4 specification that the apparatusmust register the number n of cycles of counting in a run, the number eN of input pulses for each cycle.

The number of cycles n'is provided by coupling a recording register to the reset pulse yconductor or bus L through cathode follower 168 as shown in Figure 7.

The total number of pulses counted over all the cycles of a run are counted in eN register 169 coupled to cathode follower 71 shown in Figure 4.

The eN2 terml is provided by an electric impulse type recorder of any typecommon in the art having an actuator'coil 166. The actuator coil is energized by amplifier and the resulting negative potential'from the right side on conducor K is a new input gate pulse. t

For purpose of explanation it is assumed that switch 160 is on position 4. All three frequency divider scalers 141, 142, 143 are cascaded between the blocking oscillator and the input gate pulse generator 144. Consequently there is aV pulse olf the left `side of Scaler 143 for every 8th oscillator pulse.

The next pulse from frequency divider 143 being negative switches reset 'pulse generator 145 to right hand conduction, terminates the reset pulse and impresses a negative pulse on the grid of the left hand tube of input gate pulse generator 144. The input gate pulse generator Y 4shifts to conduction right side, depresses the potential -at -theanode and starts the negative input gate pulse. It will be noted that the pulse which riggered the reset pulse -172 coupled to the output of the last stage of the squaring scaler as shown in Figure 6.

It is apparent that n gives the term if vn counting capacity by the selective utilization of the teachf ings of this specication. Accordinglyit is understood that the invention is to be considered limited only by the appended claims taken in view of the prior art.

What is claimed is:

1. Apparatus for indicating the numerical square of a plurality of random-occurring input pulses occurring within a number of selected intervals comprising an input lstorage sealer having a selected number ofA cascaded Scaler equal to the input storage sealer, a comparison circuit coupled between like output circuit points of each input sealer stage and its corresponding follow-up sealer stage, a local pulse source, a squaring sealer comprising a number of cascaded stages equal to twice the number of input storage sealer stages, half of said squaring sealer stages corresponding in order to the ordery of the input storage sealer stages and having a gated input, means for opening the gated inputs of those squaring sealer stages which correspond to triggered input storage sealer stages, and means coupling said local source of pulses to all of said gates.

2. A computing device for giving the numerical squared value of a random number not exceeding a selected numerical limit of input pulses comprising, an input gate, an input storage sealer, 'a follow-up sealer, a comparison circuit, a squaring gate and a squaring sealer, said inputgate vin response to an input gate pulse connecting the input of the input storage sealer to a'v source of random rate input pulses, said squaring gate coupling thefollow-up sealer and a plurality of stages of the squaring sealer to a local source 'of pulses, said comparison circuit being connccted between corresponding potential points of the input storage sealer and the follow-up sealer ,and being adapted upon the occurrence of equivalency in A condueung state between the `input storage sealer andthe follow-up sealer to emit avstopppulse, means responsive to Said stop pulse for successively closing said squaring vgate resetting the input storage sealer and follow-up scalers to zero, and generating a new input gate pulse to repeat the cycle.

3. Apparatus for giving the numerical square of a number represented by serially random occurring input pulses, comprising an input storage sealer having a plurality of cascaded stages for counting the input pulses for an interval of selected duration and storing the numerical count in binary fashion, a squaring sealer of twice the number of stagesy of the input storage sealer, a local source of pulses, gating means connected to the input of each stage of the iirst half of the number of stages of the squaring sealer and being connected to circuit potential points in corresponding input storage sealer Vstages and being adapted to open in response to the presence vof a Yl in said corresponding input storage sealer stages, means responsive to the end of the input counting interval for coupling said local source of pulses in parallel with `said gating means, and means responsive to the occurrence ofas many pulses fromv the local source equal to the count stored in the input storage sealer, for terminating the coupling of said local sourceof pulses with said gating means. y

4. Apparatus for providing the numerical square of a plurality of random-in-time occurring input pulses received during each of a Yplurality of selected durations comprising an input gate, an input storage sealer having a selected number of sealer stages, a follow-up sealer, a comparison circuit, a squaring gate and a squaring sealer having a number of sealer stages which is twice that'of the input vstorage sealer, and a source of timing gate pulses comprising a cyclically repeating sequentially occurring input-gate pulse, squaring pulse and reset pulse, said input gate coupling the input of the input storage sealer to the sourceY of random occurring input pulses whereby the input storagescaler counts and stores in binary fashion the number f input pulses occurring during the inputgate pulse, means responsive to the start of f the squaring gate pulse for delaying and eoupling'a local source of pulses to the follow-up sealer gating means connected to said local source of pulses and to the input of each of the first half of the number of squaring sealer stages, means` responsive to the presence ofl a 1 in stages of the input storage sealer for gating-on the 'gating means in the inputs of corresponding u squaring sealer stages whereby each pulse from the loeal'source of pulses circuit to become serially conductive and issue a stop advances the count in the follow-up sealer by one and the count in the squaring sealer by a number equal Vto the stored number in the input storage sealer, delay means coupling the rst half of the number of squaring sealer stages in cascade whereby the counting in the stages of the squaring sealer progresses in the normal cascade manner without interfering with the injection of the count equal to the input storage sealer count by each pulse from the local source of pulses, said comparison circuit being a plurality of diodes serially connected withsaid local source of pulses, and individually direct current coupled through pulse isolation networks to corresponding voltage shift points of respective input storage sealer stages and follow-up sealer stages, whereby the accumulation in said follow-up sealer of a count corresponding to the count in the input storage sealer causes the comparison pulse, means responsive lto the stop pulse for terminating the squaring pulse and initiating the reset pulse, and means coupled to said sequentially occurring reset pulse for resetting the input storage sealer and the follow-up vsealer for the next cycle, register means coupled to the squaring gate for recording the number of cycles, register means connected to the output of the squaring gate for recording the total number of input pulses, and register means connected to the output of the squaring sealer for recording the squared numerical value of the input pulses.

5. A device for counting random-occurring input pulses for a plurality of periodic even intervals and providing an output reading of the number of intervals, and the numerical square of the said number of input pulses counted in the number of intervals comprising, an input storage sealer, a follow-up sealer, a comparison circuit, a squaring sealer, a local source of pulses, an input gate, an input gate opening pulse source, a squaring gate pulse source, and a plurality of transfer gates, said input storage sealer comprising a plurality of cascaded sealer stages, said input gate connected between a source of inputpulses and the input of the input storage sealer, means conthe input storage sealer, said squaringscaler having twiceV the number of cascaded stages as the input storage sealer, said follow-up sealer having a like number of cascaded stages as the input storage sealer, said squaring gate being normally blocked and having an input connected to said local source of pulses and an output connected to the input of the follow-up sealer, and to all the transfer gates, said transfer gates being equal in number to the input storage sealer stages and one each having its output connected to a squaring sealer stage, said transfer gates being normally blocked, means connecting each of said transfer gates to a corresponding input sealer stage condition responsive potential point to unblock any of said gates when theeorresponding input sealer stage contains a lf whereby said squaring sealer assumes a count equal to the count in the input storage sealer in response to each pulse from the local pulse source andthe follow-up sealer increases its count by one for each pulse from the local pulse souree, a comparison circuit comprising a plurality of diodes, one each of which is connected between corresponding output potential points of an input storage sealer stage and a follow-up sealer stage and said diodes g v input storage sealer results in serial conductivity of said diodes to the next succeeding pulse from the local sources of pulses, means for impressing the next succeeding pulse to the squaring gateI pulse source to terminate the squaring pulse and reblock the squaring gate, and reset trigger i pulse generating means responsive Yto the squaring gate pulse source for resetting to a no-count condition, the input storage sealer and the followup sealer, numerical register means connected tothe output of the squaring sealer, and numerical register means coupled to the reset trigger pulse generator tol thereby provide a: record of the numerically squared number of input pulses and the number o counting intervals. Y v

6. A device for cyclieally counting random-occurring pulses for a plurality of even intervals and indicating the numerical sum of the intervals and the numerical squared value of the sum of random-occurring pulses for said plurality of even intervals comprising an input storage sealer, input gating means connecting said input storage sealer to a source of random-occurring pulses, an

local pulses Ato the respective squaring sealer stage when the corresponding input sealer stagey is in a.1 condition, whereby each local source pulse inserts in thesquaring sealer a numerical quantity in binary notation equall to the total stored count in the input storage sealer, followup sealer means having as many eascaded stages as the input gate opening pulse source, means connecting the input gate opening pulse source to the input gate whereby during the generation of a gate opening pulse, random-oecurring pulses are admitted into the input storage Scaler, a squaring gate, a squaring sealer,.and a local source of pulses, means responsive to theinput gate opening pulse source at the termination of the input gate pulse for generating a squaring gate opening pulse, transfer gate means connected in parallel to the source of local pulses during a squaring gate pulse, trigger means connected to each of said transfer gates and a condition responsive potential point of a corresponding input sealer stage, output means connecting each of said transfer gaterneans to a squaring sealer stage of theA Sarneorder as that-of. the input sealer stage to which the respective transfergte trigger means in connected, said transfer gate means admitting input storage sealer and having an input connected to the source of local pulses through the squaring gate, means connected between the follow-up sealer and the input storageV sealer for terminating the squaring gate pulse when thefollow-up sealer attains a condition similar to the input storage sealer, tlrst numerical register means coupled to the squaring gate opening pulse source and second numerical register means coupled to the output of the squaring sealer whereby the number of counting cycles and thertotalV numerical square value ofthe random-occurring pulsesoccurring over all of the cycles are indicated. v

7. The device of claim 6 in which a reset pulse generator is coupled to the squaring gate pulse source responsive to the Vtermination of the squaring pulse toA provide a reset pulse, and means coupling the reset pulse generator to the input storage sealer and the follow-up sealer to zero condition at the termination of the squaring cycle.

References Ctedrin the file of this patent UNITED STATES PATENTS v2,641,407 `Dickinson June 9, 1953 2,672,284 Dickinson Mar. 16, 1954 `2,726,038 Ergen Dee. 6, 1955 

